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ABSTRACT
The StarT-Voyager parallel computer is an experimental design in exploring the use of multi-
granular message passing and coherent shared memory implementations. One of its subsystems,
the Bus Interface Unit (BIU), plays the role of providing some of the necessary functional support
for the above concepts.
During the design phase of the project, basic verification of the BIU Verilog models is expected to
proceed in parallel with the design in order to provide support and confidence in the released
Verilog codes. Early discovery of erroneous behaviors exhibited by the models have saved time
and effort in revising the design. Late-in-the-stage design revisions require extra labor in
compilation, synthesis, and manufacturing of the final product.
This thesis describes the design and implementation of part of the regression test suite used in
verifying many of the functionalities of the BIUs. During the course of the project a few
implementation errors in the BIU design were discovered and rectified.
Thesis Supervisor: George A. Boughton
Title: Principal Research Scientist
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Chapter 1
Introduction
There has been tremendous growth in the computing world in the past few decades. Although
advancements in the design and performance of microprocessors have increased at an incredible
rate, their effect has constantly been matched, challenged, and out-paced by the equally rapid-
growing demands of application softwares. The need for high-performance computing has
prompted the development of multi-processor parallel-computing systems where computation is
distributed among a number of processors.
The development of parallel systems has created new architectural issues and problems not
associated with traditional single-processor computing. The most prominent issue is the need to
communicate efficiently among various processors without conflict. One solution is the use of
distributed shared memory and message-passing among processors. There have been various
projects aimed at developing such systems, one of which is the StarT-Voyager project.
The Network Endpoint Subsystem (NES) is a major component of the StarT-Voyager for
realizing distributed shared memory and message-passing schemes. Different sub-units within the
NES cooperate to implement these functionalities. One of these units is the Bus-Interface Unit
(BIU). An important phase in the BIU design is verification, in which design functionalities are
checked thoroughly for various potential hazards. This thesis describes the methodology used in
the verification of the BIUs. A brief description of the overall StarT-Voyager system will be given
in this chapter. More detailed explanation of explored verification issues, along with design
functionalities being scrutinized, are found in later chapters. The appendices provide a summary
of the results of the verification procedure.
1.1 StarT-Voyager Project
The StarT-Voyager project is an attempt to develop a parallel system that supports both message
passing and coherent distributed shared memory by linking up commercially available PowerPC
604 based symmetric multiprocessors (SMP) through an Arctic network, a Fat tree network
consisted of Arctic router chips. The high 320 MBytes/sec peak network communication
bandwidth between each SMP set up and the network and its Fat-tree topology allow the Arctic
network to provide both high performance and redundancy. The system is scalable and most of
the system components are commercially-available, making the system practical for fast
development and further expansion.
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Figure 1: A StarT-Voyager site
Each SMP in the parallel system, called a site, consists of an IBM PS/6000 Model 240
motherboard with two processor slots. One slot is occupied by a PowerPC 604e processor, the
application processor (aP), connected to the 60X memory bus (aP Bus) through an in-line L2
NES Core
cache. The other slot is occupied by the network endpoint subsystem (NES) card, which connects
the site to the network. The NES card holds the service processor (sP), which acts as an embedded
processor in coordinating the communication and execution of parallel processes. Access to the
DRAM on the aP side (aP DRAM) is controlled by an Union memory controller chip. Similarly,
the sP subsystem contains its own memory controller, the MPC 105, and DRAM (sP DRAM), all
of them communicating through the sP bus.
1.2 Network Endpoint Subsystem (NES)
The NES is the interface through which an application processor (aP) communicates over the
Arctic network. It is capable of transferring messages of various sizes to provide multi-
granularity, a property which enables high-performance data transfer. Short messages known as
Express and Tag-on messages are ideal for sending control signals such as requests and
acknowledgments between sites, while medium messages, also known as basic messages, are
ideal for regular data transfer between registers on different sites. For large message sizes, DMA
is available for fast transfer of data between memories.
From the NES core's perspective, the aP and the sP sides are almost identical. Each side has
its own resources: a processor, a bank of DRAM (aDRAM and sDRAM respectively), and its own
memory controller. Within the NES core itself there are several main functional sub-units: Bus
Interface Units (aBIU and sBIU), control unit (CTRL), cache-line state SRAM (clsSRAM), dual-
ported SRAM for message queue buffer storage (aSRAM and sSRAM), and transmit (TxU) and
receive units (RxU).
The primary responsibility of the BIUs is to handle NES interactions with the memory buses
of the aP and the sP. The BIUs contain various queue state information. CTRL also stores most of
the state information and is responsible for controlling traffics among the various NES core units,
which are connected through a central internal bus (IBus). The clsSRAM stores the cache line
status in order to achieve correct coherent shared memory protocols. The SRAMs provide storage
as message queues for aP and sP respectively, and assist in the transferring of state information to
and from CTRL. The TxU and RxU are used to interface with the Arctic network, providing
functions such as CRC calculation/checking, and compression/expansion of message packages
between the IBus and the Arctic network.
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Figure 2: The NES Core
To provide effective means of communication, the address space of the NES is mapped into
various domains in the aBIU side and the sBIU side as well. The sBIU address space encoding
divides a 4GB memory space into three main sections. The first 1GB section is devoted to the
access of the sP host memory (sP DRAM) space; the second IGB section is devoted to the sBIU
slave space; and the last 2GB section is devoted to the PCI/ISA/ROM/Flash ROM space. The PCI
space has minimal functional use due to the lack of a PCI bus and therefore is of no concern in the
design. The DRAM and slave space contain various sub-spaces to provide structured access to
various memory locations and functionalities in the design. The DRAM space primarily serves as
memory storage for the host processor. The slave space is further distinguished into special ShTx
(Short Transmit) space, user space, and command space based on the address encoding. Access to
the user space provides a means to manipulate and configure SRAM memories, message transmit
and receive queues, and state information in the CTRL and BIUs. The special ShTx address space
is inherently similar to a regular transmit queue space with an additional target transmit queue
called MemQOut. The command space provides access to the clsSRAM and various commands
and state configuration.
The address space encoding in the aBIU side is similar to the sBIU side except for the addition
of two more space classifications, the sP serviced space, and the aBIU snooped aP DRAM space
(Local Global Space). The sP serviced space is used to support global shared memory and other
communication to the sP such as DMA and sP DRAM accesses. Responses to transactions
initiated to this memory space are programmable. The snooped space is a DRAM memory region
from which transactions are snooped by the aBIU. Responses to the snooped transaction are
configurable by the aBIU.
1.3 Thesis Outline
The goal of this thesis is to discuss methods of investigation and search for implementation errors
used in the aBIU and sBIU designs. The thesis project included development of tests which
exercised access to and configuration of various address space domains, and checked for correct
executions of instructions and other expected behavior in accordance to the design specification.
The primary focus of the thesis project is the creation of a set of bus-level regression tests, which
was developed and executed in a timely fashion after any significant design modifications were
made to the Verilog codes of the BIU modules. A good understanding of the design specifications
of the units is required and therefore their descriptions are provided in brief in this thesis. For
more detailed information of the NES, please refer to the memo, StarT-Voyager: Hardware
Engineering Specification. [1]
The tests included in the regression test-suite attempt to examine for explicitly defined
functional behavior under both normal circumstances and also under special conditions and
unusual corner cases. During the course of the project, pin-pointing the exact cause of any bugs
and suggesting bug-fixes to eliminate the problems became necessary duties in performing
regression testing. The verification process will continue after the completion of the design phase
to provide support for the hardware prototype.
Currently the designs of the BIUs are implemented in the Verilog hardware description
language. Constant revision to the modules has prompted the need to provide adequate
verification support. It is important that any un-intended behavior of the models are discovered
early during the design phase because bug-fixing will become an increasingly expensive process
when proceeding to later stages of the chip development. Simple code fixes may be made and
verified easily when the units are still software-based models. Bugs found in later stages, such as
during prototyping, are difficult to correct, and the correction procedure may involve repeated
processes of compilation and synthesis, costing time and computing resources. Once a design is
manufactured, the cost of bug-fixing is even greater.
The following chapters are written with the intent to maintain a logical continuity. In Chapter
2, a brief description of the verification method adopted for this thesis project is explained, and it
also provides a description of standard testing methods and test building blocks used in test
generation. In Chapter 3, a more specific look into the more customized testings which targeted
particular functionalities is given. This chapter is written in the chronological order in which the
functionalities were verified. The details of the functionality, the testing concerns, and outcome
are given for each address space domain tested. Finally in Chapter 4, a summary of the thesis
project is included. In the appendices readers may find various tables which pertain to the records
of implemented tests, their descriptions, and summary of bugs reported and fixed.
Chapter 2
Verification Methodology
This chapter briefly describes the strategy used in the design verification of the NES sub-system
and the BIU. Issues regarding standard and customized testings are discussed and the process of
test generation is provided.
2.1 Overview
The process of verification is separated hierarchically into two levels. In the first level, simple but
effective tests are used to examine functionalities of a certain module within the design. These are
the bus-level regression tests which will be discussed at length in this chapter and in Chapters 3.
This level of verification provides confidence to the designer of the units before the Verilog
descriptions of the hardware are released to other designers working in the project. At the second
level of verification, extensive and more exhaustive tests are conducted to provide further
examination into the behaviors of individual modules, among different modules, and of the
system functioning as a whole. These tests are beyond the scope of this thesis.
The two testing levels are used with the intention to cover the short-comings of each test
strategy. More targeted bus-level testing provides focused attention into potentially hazardous
areas in the design. However, the manual test generation process is slow, and therefore only
limited amount of testings can be done given a realistic time-constraint on the project. The higher
level and more exhaustive tests are easier to generate using more automated means. With large
quantity of such tests, a wider coverage of design may be examined, and they are more likely to
discover bugs in areas where designers least expected. However, these tests do not examine issues
buried deep in the design of the low-level hardware, and may miss problems that failed to
propagate out to the system level. More detailed description of the bus-level tests will be given in
the following paragraphs.
The bus-level tests are written in the C programming language. A C-to-Verilog interface is
provided to insert stimuli from the C test files into the Verilog simulation environment. The
primary function of the tests is to insert bus transactions onto the aP and sP buses, and then
observe and verify the results against expected values. Built-in mechanisms within the tests
provide error checking, allowing for easy automation of the regression test runs. Besides
manipulation of the test codes, waveform examination is another primary means of examining
possible failures in the Verilog codes. All fixes to the codes are tested repeatedly until no more
errors are uncovered by this level of tests. The design and implementation of the simulation
environment were created by Boon Ang and Derek Chiou, and details regarding such issues shall
be provided by the above designers, and will not be discussed here. Boon Ang was also
responsible for giving direction and guideline regarding functionalities to be tested in this thesis
project. Many tests described in this thesis are based upon various basic test files that he created.
When a major functionality of the BIUs is implemented by the designer, the code is released
for first round of testing. Based on discussion with the designer and description provided in the
design specification documentations, tests are written to exercise the functionality under normal
operating circumstances and unusual corner cases.
2.2 Test Generation
The overall procedure for creating a test is to first build a simple customized test that examines the
design behavior, and then duplicate and permute the test with various standard test building
blocks. When a suite of tests for the aP and the sP sides is generated, tests for one side are
matched with tests for the other side whenever possible so that they may be run together to
simulate different combinations of aP and sP transactions issued upon the BIUs. A representative
set of tests from the test suite will also be combined into one test to stimulated all design
functionalities in one continuous execution to check for conflicts between hardwares that supports
different behaviors.
2.3 Customized Tests
These tests were specifically tailored for verifying behaviors of the different address space
domains in the BIUs. They were designed separately for each functionality, and were used to
produce multiple versions by means of standard test enumeration techniques. The resulting tests
were used to scrutinize the correct functioning of the targeted designs. Because each functionality
is different, each will be described, along with their corresponding test strategies and results, in
greater details in Chapter 3.
2.4 Standard Test Enumeration
The standard test enumeration technique provides the primary components for generating more
test cases from a custom test. They are necessary based on several important inherent hardware
requirements of the system. Two of these hardware characteristics are that both the aP and sP
support transaction pipelining, and both issue a standard set of 60X bus instructions. Both BIUs
must be able to accommodate these requirements. Standard PowerPC 604 bus protocol must be
followed in order to avoid conflicts in communication among masters and slaves on the buses.
The standard test building blocks are targeting toward providing good coverage of this space.
2.4.1 Blocking and Non-Blocking Functions
The bus-level testing involves the insertion of transactions onto the aP and sP buses and checking
for correct behavior. Two stimulus files written in C are created to simulate the independent or
coordinated transactions initiated by the aP and sP processors. There are two types of functions
which initiate transactions onto the 604 buses, the blocking function and the non-blocking
function. For a blocking function, the transactions initiated onto the bus have to be completed
before the next instruction in the test is started. In contrast, for a non-blocking function, the
following instruction in the test may start before the completion of the transaction initiated by the
non-blocking function.
These two types of functions are needed because of the pipelining nature of the memory
controllers. Both the aP Bus and sP Bus are 60X split phase buses, which allow the transfer of
address and data separately. For the aP side, the Union memory controller allows the pipelining of
up to three transactions. For the sP side, the MPC 105 memory controller allows a lesser degree of
pipelining than the aP side, in which the address phase of a new transaction may overlap the data
phase of the preceding transaction. The use of non-blocking functions is aimed at fully utilizing
and verifying the pipelining capability of the designs under different transactions. It also allows
the hardware to function at its maximum speed when all stages of the pipeline are filled. It is
sometimes necessary to observe the transactions in the waveform viewer Undertow to verify that
the address and data buses are indeed pipelined because this property is not observable by the
simple data-checking scheme used in the tests.
2.4.2 Bus Transaction Types
Table 1: Transaction Types
BIUTransaction Type (TT) Transaction
Response
CLEAN Address Only Ignored
FLUSH Address Only Ignored
SYNC Address Only Ignored
KILL Address Only Ignored
EIEIO Address Only Ignored
ECOWX Address and Data Ignored
TLBIE Address Only Ignored
ECIWX Address and Data Ignored
LWARX Address Only Ignored
TLBSYNC Address Only Ignored
ICBI Address Only Ignored
WRITE-WITH-FLUSH Address and Data Supported
WRITE-WITH-KILL Address and Data Supported
READ Address and Data Supported
READ-WITH-INTENT-TO-MODIFY Address and Data Supported
WRITE-WITH-FLUSH-ATOMIC Address and Data Supported
READ-ATOMIC Address and Data Supported
READ-WITH-INTENT-TO-MODIFY-ATOMIC Address and Data Supported
READ-WITH-NO-INTEND-TO-CACHE Address and Data Supported
Whenever appropriate, all types of bus transactions are issued in a test. There are two main
categories of bus transaction types: transactions with both address and data phases (such as all
READ and WRITE transactions), and transactions with only address phases (such as FLUSH and
SYNC). All non-read/write instructions are not handled by the sBIU, it is necessary to issue all
transactions to verify that those which are not supported or processed by the sBIU are not
incorrectly accepted and decoded by the BIU logics, and that those that are supported are
executed in the correct fashion.
2.4.3 Address-Retry and Bus-Parking
Another common feature in all the tests is the testing under address-retry / no-address-retry and
bus-parked / bus-not-parked conditions. Four different test situations are therefore generated for
each customized test based on the unique address-retry and bus-parking combinations. Under the
address-retry condition the bus transaction is forced to be retried regularly to test for the correct
handling of the retry situation by the BIUs. Similarly, under the bus-not-parked situation the bus
grant signal is forcibly deasserted between transactions to test for the correct handling of the bus
request and bus grant procedures. Correct arbitration of the bus is essential when multiple units on
the bus may become masters.
The usual implementation of this issue is as follows:
foreach ([Park, Retry] combination) {
{ customized test };
reinitialization;
}
The above pseudocode means that any given customized test is run four times under the
different bus conditions, and that at the end of each test it may become necessary for the test to
force a reinitialization procedure. This process involves three steps. First is the assertion of the
system reset signal on the chip, it is the quickest and most effective way to reinitialize all state
variables in the design. Second is reinitialization of all variables, such as counters used to
coordinate timing between the aP and the sP stimuli, within the test. Third is resynchronization of
the test because either the aP or the sP test will finish ahead of the other, and some coordinated aP
and sP tests require that both test be started at the same time.
2.4.4 Transaction Sizes
Although the 60X bus protocol supports READ and WRITE transactions of different data transfer
sizes, the NES and BIU design specifications allow only 4 bytes, 8 bytes, and burst-size (32 bytes)
transfers. Certain functionalities are immune to the size of data transfer, but others are not.
Systematic writes to and reads from various memory locations in all the bus-level tests enumerate
over the legal transfer sizes.
2.4.5 Implementation Issues
Of the four types of test issues discussed above, bus transaction type is the only one which must
be used according to the particular test design, for example, a READ instruction may not be
substituted by a WRITE-WITH-FLUSH instruction in a test. Therefore, for one bus instruction in
any test, there could exist a large set of necessary test instructions based on the following
permutation:
(Blocking VS Non-Blocking) x ([Parking, Retry] Combinations) x (# of Transaction Sizes)
The result is a set of up to 24 bus transactions. With tests containing any number of bus
instructions from a dozen up to a hundred in number, an exhaustive enumeration of all possible
test cases becomes formidably large. Due to limited time and computational resource it is
impractical to examine the entire permuted test set of a customized test. The use of the standard
tests is therefore exercised with due caution to maximize their effectiveness and efficiency, and
minimize wasted efforts.
The importance and design complexity each standard test may be ranked, from highest
priority to lowest priority, as follows: blocking VS non-blocking instructions, transaction type,
parking and retry combinations, and transaction sizes.
Whenever appropriate, both blocking and non-blocking versions of any specialized test are
created to fully verify the pipelining capability of the design. Due to high complexity of the
hardware for pipelining, careful scrutiny into this aspect of the design is necessary.
The hardware for handling different transaction types is relatively less complex. From the
BIU's perspective all bus transactions may fall into one of any three categories: READ-like
instructions, WRITE-like instructions, and non-supported transactions. This simplistic view
allowed testings in which only sample instructions from the three categories are used, instead of
cycling through all 19 bus instructions listed in table 1. This reduces the number of repetitive
testings while providing equivalent coverage.
The response to the different bus parking and retry conditions is a standard protocol which
does not vary during the testings of different aspects of the BIU hardware. Therefore once it is
proven to be working correctly for a few tests it is expected that it will not fail in other tests.
However, the simplicity of implementing this standard test allows it to remain as a part of every
test that was developed. The only adverse effect of this test is the increased executing time of any
test from 2 to 4 folds.
Lastly, the handling of transaction sizes was vigorously tested in a few early test cases, and,
once found to be working, was given a lower priority in later tests.
Chapter 3
Custom Bus Interface Units Testing
Due to the vast amount of BIU functionalities to be verified only a representative selection will be
discussed in this thesis. These are among the more important basic functions of the BIUs, and
include access to SRAM space, DRAM space, queue pointer space (QPtr), short message receive
space (ShRx), short message transmit space (ShTx), special ShTx space, sP serviced space, and
the aP snooped space. Table 2 and 3 show a high level breakdown of the space domains based on
60X buses, the sPAddr[O:31] bus and aPAddr[0:31] bus, address bit field encodings.
Table 2: sP Address Space Encoding of sPAddr Bus
Bit Field Space Bit Field Sub-Space
[0:3] Description [4:6] Description
00XX sP DRAM Space
010X sBIU Special
ShTx Space
0110 sBIU User OXX SRAM Space
Space 10X QPtr Space
110 ShTx Space
111 ShRx Space
0111 sBIU Cmd Space OXX Cls Access Space
10X ImmdCmd Space
liX Config State
Space
IXXX PCI Space
Table 3: aP Address Space Encoding of aPAddr Bus
Bit Field Space Bit Field Sub-Space
[0:3] Description [4:6] Description
0000 aP DRAM Space 00X
IXX
0001 XXX
0000 aBIU Snooped 01X
aP DRAM Space
001X sP Serviced
010X Space
0110 aBIU User OXX SRAM Space
Space 10X QPtr Space
110 ShTx Space
111 ShRx Space
0111 aBIU Cmd Space XXX Cls Access Space
10X ImmdCmd Space
llX Config State
Space
1XXX PCI Space
Stated in a simplistic fashion, the overall testing procedure involves accesses to readable and /
or writable registers, and triggering built-in mechanisms that elicit verifiable changes. The access
and triggering procedure may differ from one space domain to another.
3.1 SRAM Space
The SRAM space represents the SRAM addresses accessible by both aP and sP. The SRAMs not
only serve as memory for storing message queues, but are also used for keeping other useful
information such queue state pointers and various special messages.
Accesses to aSRAM and sSRAM are similar and therefore described together here. The NES
supports both read-like and write-like transactions to the SRAMs, and both SRAMs can be
accessed by either processor, the aP or the sP.
To access the addresses in the SRAMs, the 32-bit address of the 60X bus transaction must
adhere to the encoding scheme indicated in table 4.
Table 4: SRAM Space Address Encoding of xPAddr Bus
Bit Field Content Description
[0:4] 01100 Fixed Field
[5:15] X Unused Field
[16] 0 sSRAM Space
1 aSRAM Space
[17:29] X bits [0:12] of SRAM address
[30:31] 00 Fixed Field
xPAddr[0:4] serves as an indication of access to the SRAM spaces. xPAddr[16] distinguishes
between accesses to aSRAM and sSRAM. xPAddr[17:29] represents the 13 bit address of the
SRAM. SRAM addresses (xPAddr[16:28]) of range #x0000 to #xOFEB for sSRAM, and #x 1000
to #xlFE7 are valid memory addresses for general usage. Memory range #xOFEC to #xOFFF for
sSRAM and #xlFE8 to #xlFFF for aSRAM are hardwired special locations in the SRAMs
reserved for specific purposes. In terms of xPAddr[0:31] bus encoding, the valid sSRAM range is
from #x60000000 to #x60007FF8, and the valid aSRAM range is from #x60008000 to
#x6000FFF8.
3.1.1 Write-Read Access
The first priority of testing is correct read and write accesses to the SRAM space. aP writing to
and reading back from aSRAM, and sP writing to and reading back from sSRAM were
performed. To ensure a robust design several write-read schemes have been used to simulate
different write and read instruction orders in real-life. These orderings include: Many writes
followed by many reads, which simulates initialization to an array of memory; single write
followed by single read, which simulates normal random access to different memory locations.
Boundaries of the SRAM spaces are explored. Lower-end, middle-section, and higher-end of the
aSRAM and sSRAM addresses were accessed for this purpose.
3.1.2 Data Motion
Due to the nature of the BIU design, aP's access to sSRAM requires a different mechanism of data
transfer than the normal read / write access to its aSRAM. Similarly, sP's access to aSRAM
requires such specialized data transfer mechanism as well. In order for aP to access sSRAM,
aBIU performs a data transfer known as data motion. During a data motion the requested data
from sSRAM will be transferred to a special location in the aSRAM first, before being transferred
onto the aP 60X bus. Therefore, the aP does not directly access the sSRAM. Similarly, the reverse
process is true when sP intends to access a memory location in the aSRAM.
Due to the limited resource devoted to the data motion mechanism, only one data motion
action can be in progress at any given time. This prompted the test for robustness of the data
motion hardware. The read-write schemes described in section 3.1.1 were modified to target
access toward the other SRAM for examining the data motion function.
3.1.3 Non-Read/Write Transactions
The non-read/write transactions must be tested for correct handling by the BIUs. These
transactions are different than read and write instructions in that they do not involve direct access
to the SRAMs, and should not trigger any BIU responses. It is important to mix these instructions
among the normal read-write routines of the SRAM tests to make certain that the non-read/write
TTs (transaction types) do not produce erroneous behavior. It is also important to test out these
TTs at this stage to eliminate the need to test them extensively again when testing the accesses to
other address spaces, where such TTs are not needed.
3.1.4 Alignment Issues
The design of the BIU must adhere to the data alignment requirements according to the 60X bus
transfer protocol. This restriction prompted the development of tests whose purpose is to examine
the correct alignment of data when using three different Tsizes (size of data in a transaction). The
NES supports 4 bytes, 8 bytes, and 32 bytes (which is also known as burst) transactions.
For a burst transaction, 32 bytes of data, the size of a cache line, is read or written. For every
WRITE-like transaction, data is always cache-line aligned. For a READ-like transaction, data is
always double-word aligned (or 8-bytes aligned), and only data from that particular cache line
will be returned. Therefore, for any read initiated for an address in the middle of a cache line, the
read data will appear on the bus in the original order. After the read returned the last double-word
data on the cache-line, the read transaction will begin to return data from the beginning of that
cache line until all 32 bytes of data are returned. Please refer to table 5 for details:
Table 5: Burst Read Data Sequence Restricted by Word Alignment
Cache Line Word 0-1 Word 2-3 Word 4-5 Word 6-7
Burst Read from Word 0 or 1 Address 0 1 2 3
Burst Read from Word 2 or 3 Address 1 2 3 0
Burst Read from Word 4 or 5 Address 2 3 0 1
Burst Read from Word 6 or 7 Address 3 0 1 2
For example, a burst read on a word 5 address will return data in the following sequence: word
4, word 5, word 6, word 7, word 0, word 1, word 2, word 3.
8-bytes READ and WRITE accesses are all double-word aligned. 4-bytes READ and WRITE
accesses are all word aligned and therefore do not run into special wrap around cases like burst-
size transaction does.
3.1.5 Combinational Accesses
A combination of accesses selected from those described in sections 3.1.1 through 3.1.4 (read and
write patterns, data motion, and data alignment) is carried out to observe simultaneous actions in
the various hardware mechanisms that support them. This type of combinational tests more
closely resemble actual practical usage of the hardware where it is a rare that only a single
function of the design is active at a time. It is necessary to examine if any conflicts arise due to the
concurrent activations of different mechanisms in the design.
3.1.6 Results
Standard read and write patterns are tested more extensively in the SRAM space (and also in the
DRAM space) than in other spaces. This rigorous testing in the correct handling of different
transaction types and transaction sizes allows the verification effort for the other BIU space to
focus on higher level functions. Testing of the SRAM space revealed some problematic areas.
One of the first problems being discovered was actually not related to the BIUs. It was
discovered that the external test environment built around the NES does not rigidly match the
actual external hardware. Several bus transactions such as READ-WITH-INTENT-TO-MODIFY
and READ-WITH-INTENT-TO-MODIFY-ATOMIC are burst mode transactions only. However,
4 and 8 bytes transactions of these types were allowed to be inserted onto the aP and sP buses.
This is not a significant issue because in actual hardware such situation will not arise, and
therefore it is not necessary to include any error checking mechanism in the design to flag such
"errors" in the stimulus files.
The testing of the non-read/write transactions resulted in the discovery of incorrect handling
of such instructions by the BIU. The failure to distinguish such transactions and erroneously
considering them as reads or writes has led to failed attempts to access the SRAMs and caused
mismatched address and data phases on the 60X buses. Changes in Verilog codes for the aBIU
and sBIU were made and tested correctly.
Test of consecutive data motions revealed timing problems in the BIUs. During an address
retry while data motion was in progress, two consecutive data motion procedures collided. The
data motion request of the second transaction was nullified by the late-arriving data motion done
signal of the first data motion transaction. This led to pipelining error in the aBIU handling of
such situations. This issue was immediately fixed by the designer upon its discovery.
3.2 DRAM Space
The DRAM space for both the aBIU and sBIU serves as host memory for the aP and the sP
respectively. Read and write accesses to this space follow the same guidelines as given for the
SRAM space with regard to size and alignment issues. One main difference between the SRAM
space and the DRAM space is that the aP is not allowed to access the sDRAM, while the sP is not
allowed to access the aDRAM. There is no data transfer between the two DRAMs similar to data
motion of the SRAMs. Another dissimilarity is that certain region of the aP DRAM space is
snooped by the aBIU. Transaction initiated to this region may be snooped and captured, and
programmable response to the transaction may be achieved through the use of snoop response
table. They will be discussed later in section 3.9. For non-snooped DRAM addresses, testing is
almost identical to the testing for SRAM accesses described in the previous section. Address
encoding for accessing the DRAM space is provided here in table 6 and table 7.
Table 6: DRAM Space Encoding for aPAddr
Bit field Content Description
[0:5] 0000 00 sP DRAM Space (Not
0000 IX snooped by aBIU)
0001 XX
Table 7: DRAM Space Encoding for sPAddr
Bit field Content Description
[0:3] 00XX sP DRAM Space
3.2.1 Results
Because the testing of the DRAM space is primarily the same as that of the SRAM space except
for difference in the address locations and lack of data-motion-like feature, all issues that could
have presented problems were already discovered and fixed during and after the SRAM testings.
The one minor problem discovered during the DRAM verification was a small alignment error
during writes by the sP due to erroneous masking of certain bits, which was immediately fixed in
the Verilog codes. There is no known unresolved issue associated with access to the DRAM
space.
3.3 QPtr Space
The purpose of the Queue Pointer Space (QPtr Space) is to allow user access to pointers of
Express and Basic message queues. These accesses include reads and writes to producer and
consumer pointers located in CTRL. Because both the aBIU and sBIU have the same access
capability and bus encodings to this space, the description provided in this section applies to both
BIUs. Table 8 summarizes the encoding scheme for the QPtr space. Because in this thesis project
only Express message queues were tested, only relevant encoding information is given in the
table. Please refer to "StarT-Voyager: Hardware Engineering Specification" for fully detailed
description of the entire encoding scheme.
Table 8: QPtr Space xPAddr Bus Encoding
Bit field Content Description
[0:6] 0110100 Fixed Field
[7:9] 0000 CTRL's copy of Express Queue 0 ComGp
0001 CTRL's copy of Express Queue 1 ComGp
0010 CTRL's copy of Express Queue 2 ComGp
0011 CTRL's copy of Express Queue 3 ComGp
[10:11] 01 Fixed Field
[12:13] X Unused
[14:16] 100 Fixed Field
[17] 0 For Basic TxQ, update P-ptr
For Basic RxQ, update C-ptr
For Express TxQ, update P-ptr
For Express RxQ, update C-ptr
1 For Basic TxQ/RxQ, update R-ptr
For Express RxQ, update Data C-ptr
For Express TxQ, undefined
[18] X Reserved
[19:25] X New 7-bits pointer value
[26] 0 No Update (Read)
1 Update (Write)
[27] 0 Tx Queue
1 Rx Queue
[28] 0 Low Priority Queue
1 High Priority Queue
[29] X For 32b reads, specifies which word
[30:31] 00 Fixed Field
All TxQ (Transmit Queue) and RxQ (Receive Queue) pointers for express message queues 0
through 3 accessible through the QPtr space have shadowed copies located in a special region in
the SRAM. However, only the TxQ producer pointer and the RxQ consumer pointer are
configurable through the QPtr space. During the initialization process, both pointer copies in the
SRAM and the QPtr space must be updated. The base locations of the SRAM regions for the
aBIU and the sBIU are listed in Table 9. All changes made to the QPtr space pointers will be
mirrored into the SRAM copies. More versatile access to the other pointers may be achieved
through the command space described in section 3.4.
Table 9: Special SRAM Locations for Shadowing
Address (xPAddr[16:28]) Size Description
#xOFF8 to #xOFFF 64B sP QPtr Base Location
#xlFF8 to #xlFFF 64B aP QPtr Base Location
Testing of this space is slightly different from simple register read / write accesses due to the
unusual semantics associated to reads and writes to this space. It is important to first distinguish
two groups of pointers, the control pointers, and the status pointers. Control pointers include the
TxQ's producer pointer and RxQ's consumer pointer. Status pointers include the TxQ's consumer
pointer and RxQ's producer pointer. In a read operation from the QPtr space, the transaction will
simultaneously update the targeted control pointers with information supplied in the address and
read out the status pointers. Because this space limits access to status pointers to read-only,
writing of these pointers must be achieved through the command space, which will be discussed
in the next section. For a write transaction to this space, the data portion is discarded. Testing of
the QPtr space is incorporated into the testing of the command space config state access for better
efficiency and will be discussed together later in section 3.4.1.
3.4 Command Space - Config State Access
There are three main sub-divisions to the command space, they are: Config State Access, Cache
Line State (Cls) Access, and ImmdCmd. Their corresponding xPAddr bus encodings are shown in
table 10.
Table 10: BIU Cmd Space Encoding
Bit field Content Description
[0:5] 0111 OX sP Cls Access Space
0111 10 ImmdCmd Space
0111 11 Config State Space
Table 11: Cmd Space Config State Access xPAddr Bus Encoding
Bit field Content Description
[0:5] 0111 11 Fixed Field
[6] 0 Access CTRL state
1 Access xBIU state
[7:9] X xPAddr[7:9] -> CtrlAddr[2:4] or
xPAddr[7:9] -> xBIUAddr[2:4]
[10:11] X xPAddr[10:11] -> CtrlAddr[0:1]
xPAddr[10:11] -> xBIUAddr[0:1]
[12:13] X Unused
[14:17] X xPAddr[14] -> CtrlAddr[5], xBIUAddr[5]
xPAddr[15] -> CtrlAddr[8], xBIUAddr[8]
xPAddr[16] -> CtrlAddr[9], xBIUAddr[9]
xPAddr[17] -> CtrlAddr[10], xBIUAddr[10]
[18:25] X New 7-bits pointer value
[26] 0 No Update (Read)
1 Update (Write)
[27:28] X xPAddr[27:28] -> xBIUAddr[6:7]
[29] X For 32b reads, specifies which word
[30:31] 00 Fixed Field
The ImmdCmd Space will not be discussed here because it was not targeted for testing in the
thesis project. For logical continuity, the cache line state access space will be discussed in chapter
3.9 together with the aP snooped space. Due to the similarity in function and encoding scheme of
the Config State Access for both the aBIU and the sBIU, the following discussion are applicable
to both.
Similar to access to the QPtr space, the purpose of Config State Access is to access queue
pointers. However, unlike the Q-ptr access, Config State Access is more versatile, and allows
accesses to both the CTRL's and the corresponding BIU's copies of the state registers. Like QPtr
access, new values are supplied within the address encoding of the write transaction, and the data
on the data bus is discarded during a write. However, unlike the QPtr access, a read initiated to
this space does not simultaneously read and update the targeted state. A detailed description of the
xPAddr bus encoding is provided in table 11.
As indicated in the table, 11 of the encoding bits in the xPAddr bus forms an internal address,
which becomes either CtrlAddr[0:10] bus or xBIUAddr[0:10] bus depending on the bit value of
xPAddr[6]. The CtrlAddr bus allows Config State Access to target more specific areas in CTRL
where pointers and state informations are stored, whereas the xBIUAddr bus targets similar sites
located in one of the BIUs.
3.4.1 Control State Access
The bus encoding for CtrlAddr is detailed in the NESCtrl Chip State Address Map as shown in
table 12.
Table 12: CtrlAddr Encoding
Bit field Content Description
[0:1] 00 End-Point State (EPRAM)
01 Queue State (QRAM)
10 System Register (SysReg)
11 Reserved
3.4.1.1 EPRAM State
EPRAM access allows for read-write accesses to status pointers of the TxQs and RxQs. All
encodings pertinent to the verification effort of this area, primarily the Express message queues,
are shown in table 13. For writes, new data is supplied in the new value field of the xPAddr
encoding. For reads, the read data are located in different positions of the second returned data
word (word 1) depending on which pointer is being read. Similar to the QPtr space access, the
status pointers in EPRAM may be directly initialized in the SRAM.
Table 13: EPRAM State Encoding for CtrlAddr[0:10]
Bit field Content Description
[0:1] 00 Fixed Field
[2:4] 000 Express Message TxQ/RxQ 0
001 Express Message TxQ/RxQ 1
010 Express Message TxQ/RxQ 2
011 Express Message TxQ/RxQ 3
[5:7] 100 TxL C-ptr in wordl[1:7]
101 TxH C-ptr in wordl[9:15]
110 RxL P-ptr in wordl[17:23]
111 RxH P-ptr in wordl[25:31]
[8:10] X Unused
The basic strategy for testing involves the initialization of the special shadow SRAM location
in aSRAM and sSRAM, and then read back and update the accessible pointers through QPtr
space, and also through the EPRAM space and QRAM space. The main focus of the test will be
correct updates of the various copies of the pointers in the different space accesses, which means
the same pointer state should be observable regardless of the access space through which it is
obtained from.
3.4.1.2 QRAM State
Access to the QRAM allows for read back and update to control pointers such as Tx P-ptr and Rx
C-ptr, and also to base and bound registers of the queues. The base register is 9 bits wide. Its
purpose is to indicate the base address of a particular queue located in the SRAM. The bound
register is 5 bits wide. It indicates the size of the current queue. Detailed relevant encoding of the
QRAM State is available in table 14.
Table 14: QRAM State Encoding for CtrlAddr[0:10]
Bit field Content Description
[0:1] 01 Fixed Field
[2:4] 000 Express Message TxQ/RxQ 0
001 Express Message TxQ/RxQ 1
010 Express Message TxQ/RxQ 2
011 Express Message TxQ/RxQ 3
[5] X Unused
[6] 0 Tx Queue
1 Rx Queue
[7] 0 L Priority
1 H Priority
[8:10] 000 Rx C-ptr or Tx P-ptr in word0[1:7]
010 Base[0:6] in word0[17:23]
011 Base[7:8] in word0[25:26] and
Bound [0:4] in word0[27:31]
3.4.1.3 Control SysReg State
Access to various system registers in CTRL is possible through the CtrlAddr bus encoding
described in table 15.
Table 15: Ctrl SysReg State Encoding for CtrlAddr[0:10]
Bit field Content Description
[0:1] 10 Fixed Field
[2:6] X SysReg Number
[7:9] X Offset into SysReg
[10] X Unused
There are many system registers which provide state and configuration information about the
system. The particular SysRegs that are of concern for the verification of the BIU TxQ/RxQ
related functionalities are SysReg 10 MemQOutOState and SysReg 11 MemQOutlState. For the
time being these two MemQOut message queues are considered as normal queues for they exhibit
equivalent behavior in terms of their usage of producer pointer, consumer pointer, base register,
and bound register.
A read instruction targeted toward the MemQOut states must identify the SysReg number in
bits [2:6] of the bus. During an 8 bytes read, all states associated with the queue will be read out
according to the ordering shown in table 16. These data must be checked against the previously
written values.
Table 16: MemQOutX SysReg Read Description
Bit field Description
[14:20] P-Ptr[0:6]
[21:27] C-Ptr[0:6]
[28:36] Base[0:8]
[37:41] Bound[0:4]
For a write instruction, new data is supplied through the 8-bits wide new value field in
xPAddr[18:25]. Because the entire SysReg state is 64 bits wide, offset into the SysReg must be
provided to indicate the exact location or byte field of the write. The offsets of the states of
concern are listed in table 17. Because MemQOutO and MemQOutl are essentially identical, the
read and write details shown in table 16 and 17 are applicable to both queues.
Table 17: MemQOutX SysReg Write Description
Offset Description
0 P-Ptr[0:6]
1 C-Ptr[0:6]
2 Base[0:6]
3 Base[7:8], Bound[0:4]
3.4.2 BIU State Access
Both the aP and the sP are allowed to update both aBIU and sBIU states, however, the aP can only
read aBIU states, while the sP can only read sBIU states.
3.4.2.1 sBIU Queue State
There are two main categories of states available in the sBIU state access, the Queue State and the
SysReg State. Access to the sBIU SysReg State was not tested in this thesis project and therefore
will not be discussed here. The two state accesses are distinguished by their unique CtrlAddr bus
encoding. sBIU queue state provides access to Express message group 0 and 1, and also to
MemQIn, which is a special message group. Unlike access to EPRAM or QRAM in CTRL states,
Express message group 2 and 3 are not available for access by the sBIU. However, testing of sBIU
state access must guarantee that initializations of states in CTRL and in the sBIU are in sync.
Encodings of the queue states are shown in table 18.
Table 18: Queue State Encoding for sBIUAddr[0:10]
Bit field Content Description
[0:1] 00 Fixed Field
[2:4] 000 Express Message TxQ/RxQ 0
001 Express Message TxQ/RxQ 1
100 MemQ
(MemQIn corresponds to MemQ-RxL;
MemQOut corresponds to MemQ-Tx)
[5] 0 Unused
[6] 0 Tx
1 Rx
[7] 0 L Priority
1 H Priority
[8:10] 000 Rx C-Ptr or Tx P-Ptr in word0[17:23]
001 Rx P-Ptr in word0[25:31]
010 Base[0:6] in word0[17:23]
011 Base[7:8] in word0[25:26]
Bound[0:4] in word0[2731]
3.4.2.2 aBIU Queue State
aBIU Queue State access is inherently similar to the sBIU side except that it accesses different
message groups from those of sBIU (see table 19). Aside from Queue State Access, the aBIUAddr
may also be encoded to access the aBIU Serviced Space Response State and aBIU Snooped State
Response State, which will be discussed in section 3.9.
Table 19: Queue State Encoding for aBIUAddr[0:10]
Bit field Content Description
[0:1] 01 Fixed Field
[2:4] 010 Express Message TxQ/RxQ 2
011 Express Message TxQ/RxQ 3
110 MemQ
(MemQIn corresponds to MemQ-RxL;
MemQDIn corresponds to MemQ-RxH)
[5] 0 Unused
[6] 0 Tx
1 Rx
[7] 0 L Priority
1 H Priority
[8:10] 000 Rx C-Ptr or Tx P-Ptr in word0[17:23]
001 Rx P-Ptr in word0[25:31]
010 Base[0:6] in word0[17:23]
011 Base[7:8] in word0[25:26]
Bound[0:4] in word0 [2731]
3.4.3 Results
Up to this point the test of QPtr and Cmd Spaces accesses are very similar to the read/write access
tests for the SRAM and DRAM spaces. States are being written into and read from the QRAM
and EPRAM. For state in CTRL which is visible from both the aBIU and the sBIU sides, tests are
conducted to ascertain that changes made by either BIU are observable by the CTRL and vice
versa. Tests tailored toward checking the correct updates of the states triggered by sending and
receiving messages are discussed later along with the ShRx and ShTx spaces.
Testing reveals one problem in which read/write to the sBIU Rx C-Ptr was not behaving
correctly. The problem was fixed accordingly. Eventual modification of the BIU design has led to
the introduction of a bug in which several consecutive reads from the CTRL state leading to
mismatch between address phases and data phases in the pipeline. This problem was fixed by
modifying the aBIU-CTRL interface Verilog codes.
3.5 ShRx Space
Testing of ShRx space for the aBIU and the sBIU sides will be discussed in two separate sections
because the message groups and message receive encoding schemes are slightly different.
However, their primary purpose remains the same, which is to set up receive queues for polling.
For both BIUs there are different sets of receive queues. A polling mechanism allows the user to
choose which queue to receive from by setting the corresponding ShRx space encoding bits. If
multiple queues are polled from, the highest priority non-empty queue will supply the message. In
the case where all polled queues are empty, the BIU will return data stored in the express empty
message location in the SRAM. There are two such locations of size 8 bytes, one for each BIU, as
indicated in table 20.
Table 20: Address of Express Empty Message in SRAM
Address (xPAddr[ 16:28]) Size Description
#xOFF5 8B sP Express Empty Message
#xlFF5 8B aP Express Empty Message
3.5.1 sBIU ShRx Space
The sBIU ShRx Space allows user to choose whether or not to poll from the various receive
queues as listed in the encoding scheme in table 21. Bits 15 through 20 determines which message
groups to poll from, whereas bits 27 and 28 decides which priority (if available) queue of the
chosen message groups shall be polled.
When multiple queues are chosen for polling, their relative priority is shown in table 22.
Table 21: sBIU ShRx Space Encoding
Bit field Content Description
[0:6] 0110111 Fixed Field
[7:14] X Unused
[15] 0 Express RxQ 0: do not poll
1 Express RxQ 0: poll
[16] 0 Basic RxQ 0: do not poll
1 Basic RxQ 0: poll
[17] 0 Express RxQ 1: do not poll
1 Express RxQ 1: poll
[18] 0 Basic RxQ 1: do not poll
1 Basic RxQ 1: poll
[19] 0 MemQIn: do not poll
1 MemQIn: poll
[20] 0 Overflow: do not poll
1 Overflow: poll
[21:26] X Unused
[27] 0 H Priority Queue: do not poll
1 H Priority Queue: poll
[28] 0 L Priority Queue: do not poll
1 L Priority Queue: poll
[29] X If 32b read, specifies odd or even word
[30:31] 00 Fixed Field
Table 22: sBIU ShRx Polling Priority in Descending Order
Queue Name
Express RxQ 0 H
Basic RxQ 0 H
Express RxQ 1 H
MemQIn
Overflow
Basic RxQ 1 H
Express RxQ 0 L
Basic RxQ 0 L
Express RxQ 1 L
Basic RxQ 1 L
3.5.2 aBIU ShRx Space
The aBIU ShRx Space is similar to the sBIU counterpart, except that it targets different message
queue groups as listed in the encoding scheme in table 23. Table 24 lists the priority of the
different queues.
Table 23: aBIU ShRx Space Encoding
Bit field Content Description
[0:6] 0110111 Fixed Field
[7:14] X Unused
[15] 0 Express RxQ 2: do not poll
1 Express RxQ 2: poll
[16] 0 Basic RxQ 2: do not poll
1 Basic RxQ 2: poll
[17] 0 Express RxQ 3: do not poll
1 Express RxQ 3: poll
[18] 0 Basic RxQ 3: do not poll
1 Basic RxQ 3: poll
[19] X Reserved
[20:26] X Unused
[27] 0 H Priority Queue: do not poll
1 H Priority Queue: poll
[28] 0 L Priority Queue: do not poll
1 L Priority Queue: poll
[29] X If 32b read, specifies odd or even word
[30:31] 00 Fixed Field
Table 24: aBIU ShRx Polling Priority in Descending Order
3.5.3 Receive Message Tests
In order to simulate receiving messages, one would normally set up several NES sites which
transmit and receive messages across the network. Such a set up is desirable for simulation of the
high level system but not quite suitable nor necessary for the bus-level regression testing for two
reasons. First, such set up requires large overhead for each test in terms of test size and simulation
time. Second, the tests in such set up will involve the triggering of many functionalities of the
NES and the BIUs, making it difficult to pinpoint and exercise certain functionalities in isolation
for debugging purposes. Based on these short-comings, another means of testing the receiving of
message was used.
3.5.3.1 Pointer Update Test
Express message queues are physically located in the SRAMs. When a message arrives from the
network, the received data is stored in the SRAM. Therefore in order to test for the polling
mechanisms of the BIUs, it is not necessary to actually send and receive data across the network,
but only to initialize the message data located in the SRAM.
For each polling test, the base, bound, producer pointer, consumer pointer, and the receive
queue data in the SRAM must be initialized for each message queue group. The exact location of
a queue in the SRAM is determined based on the following equations.
For the sBIU queue buffers: (++ denotes concatenation of bits)
Queue Name
Express RxQ 2 H
Basic RxQ 2 H
Express RxQ 3 H
Basic RxQ 3 H
Express RxQ 2 L
Basic RxQ 2 L
Express RxQ 3 L
Basic RxQ 3 L
sSRAM Addr[O:11] = Base[1:5] ++
(Base[6:8] OR QPtr[O:2]) ++
QPtr[3:6]
and for the aBIU queue buffers:
aSRAM Addr[0:11] = Base[1:5] ++
(Base[6:8] OR QPtr[0:2]) ++
QPtr[3:6]
QPtr is either the consumer pointer of a receive queue, or the producer pointer of a transmit
queue. It should be noted that the sBIU queues reside only in the sSRAM, whereas the aBIU
queues reside only in the aSRAM. In addition, the Express empty message locations must also be
initialized to indicate when none of the queues to be polled contains valid data.
Once data are initialized into the queues, the values of the producer and consumer pointers are
initialized to deceive the BIU into assuming that there are received data stored in the queues. The
data in the queues may then be polled in one of two ways: one poll of 64 bits, or two polls of 32
bits each. A poll is equivalent to sending a READ transaction targeting the ShRx space. Upon the
completion of a poll the consumer pointer of that queue will increment by 1. When the queue
becomes empty, as indicated by the values of the producer and the consumer pointers, an empty
message will be returned (assuming no other non-empty queues are being polled). The primary
concern of the tests is the correct updating of the consumer pointer. It must be confirmed that
under no circumstances shall the consumer pointer pass the position of the producer pointer. It
must also be tested that the consumer pointer values will only increment by exactly 1 when the
queue is polled by either one of the two means mentioned. Empty message must also be returned
correctly, whether by continuously polling the queues until it becomes empty, or forcibly reset the
consumer or producer pointer to such values as to simulate an empty queue. In addition, the data
being returned from a poll must match the data previously written in the SRAM.
3.5.3.2 Wrap-Around Test
Because the locations of all express message queues are located in the SRAM as determined by
the base and bound values, it is the programmers responsibility that such set up does not result in
conflicts. It is necessary that the SRAM region allocated for RxQ 0 does not overlap the region
allocated for RxQ 1 or vice versa. The size of such region is determined by the bound value of that
receive queue. Each increment of the bound value represents the size of a cache line block, which
is 32 bytes. Therefore given a bound[0:4] of 1, the message queue, when full, may accommodate
four polls before returning an empty message. When the consumer pointer is located near the end
(i.e. the bound) of the queue, incrementing the consumer pointer may result in a wrap-around case
where the consumer pointer wraps back to the beginning of the queue. All cases explored in the
pointer update tests mentioned in the previous section are tested to ensure correctness under the
wrap-around condition.
Two wrap-around conditions were tested. The first way of simulating a wrap-around situation,
which is also the more common situation, is to initialize a producer pointer value to be smaller
than the consumer pointer value. In this scenario, continuous polling of the queue will cause the
consumer pointer to reach the end of the queue, wraps back to zero, and continue to increment
until it catches up to the producer pointer, at which point an empty message is returned.
The second way of simulating a wrap-around situation is designed to ensure erroneous
programmer codes do not break the BIU. In this case the producer pointer of the queue is
initialized to a value beyond the bound. For example, for a queue with bound[0:4] equals 2, the
valid consumer and producer pointer values are between 0 and 7. By setting up a producer pointer
at 8 will cause the empty queue status be not attainable. Continuous polling will not result in the
return of an empty message unless the producer pointer is being set within the valid range.
The primary concerns of the wrap-around test are to examine the wrap-around mechanism of
the queues, and also the size and boundary set up of the queues. When two queues are allocated
on two contiguous regions in the SRAM, it must be checked that when the consumer pointer of
the first queue reaches the end of the queue, it does not point to the next SRAM address and fetch
data from the second queue, but wraps back correctly to exactly the beginning of the first queue.
All issues associated with the pointer update test must be tested under the wrap-around condition.
3.5.3.3 Polling Priority Test
This test is devised based on the priority ordering listed in table 22 and 23. It ensures that correct
ordering is observed based on which queues are being polled and which ones are non-empty. The
non-empty status are based on the values of the consumer and producer pointers of the
corresponding queues. The correct priority order shall be observed in relation to the non-empty
status of the queues whenever they change.
3.5.4 Results
The pointer update and wrap around tests were used to examine the polling behavior of RxQ 0
and 1 and MemQIn on the sP side, and RxQ 2 and 3 on the aP side. Known but corrected BIU
bugs include a non-incrementing MemQIn consumer pointer caused by an error in the internal
address generation function in the sBIU, and an error in the updating of the Express message
queue consumer pointers.
3.6 ShTx Space
This space is intended for sending short or Express messages. There are four Express transmit
message queues, which are evenly distributed between the two BIUs. The sBIU is allowed access
to queues 0 and 1, while the aBIU is allowed access to queues 2 and 3. All the queues are identical
in terms of functional behavior. The encoding for this space is shown in table 25.
Table 25: ShTx Space Encoding
Bit field Content Description
[0:6] 0110110 Fixed Field
[7] 0 ShTx 0 if sBIU, ShTx 2 if aBIU
1 ShTx 1 if sBIU, ShTx 3 if aBIU
[8:27] X Message Content
[28] 0 L Priority
1 H Priority
[29:31] 100 Fixed Field
Only 32 bits (4 bytes) write and 64 bits (8 bytes) write are allowed for writing to the ShTx
queues. For a 32 bits write, the 32 bits address of the transaction and the 32 bits data are
concatenated into a 64 bits quantity written into the message queue. The address will occupy bits
[0:31], while the data will occupy bits [32:63] of the write. This 64 bits quantity conforms to the
ShTx format of the NES. For a 64 bits write, the entire 64 bits data is written into the message
queue.
Testing for this space is essentially similar to that of the ShRx space which includes the
checking of correctly initialized values of base, bound, and producer pointers; correct updating of
the producer pointer during simulated transmits; and matching transmit data with data written into
the message queue locations in the SRAM.
The SRAM addresses of the transmit queues determines the base and bound values. The
mapping is exactly the same as that used for the receive queues. The system programmer is
responsible for allocating the SRAM space as queue buffers for all the express receive and
transmit queues without overlapping conflicts. During a transmit test, the necessary state values
are initialized, and a message may be send by issuing a WRITE into the target queues in the ShTx
space. Similar to ShRx space, a transmit may be accomplished by two 32 bits writes, or by one 64
bits write. Upon the completion of a transmit, the producer pointer of the corresponding queue is
observed to have incremented by 1, and that the transmit data should now reside in the expected
locations in the SRAM.
3.6.1 Results
The main focus of testing in this space is the correct capturing of the address and data during a 32
bits and 64 bits transmit. The result of the verification of the ShTx space was satisfactory. Only
one bug in the Verilog codes was recorded, in which TxQ 1 is incorrectly decoded by the aBIU
which caused it to be inaccessible by the user. The error was fixed and produced no further
problems.
3.7 sBIU Special ShTx Space
The Special ShTx Space is similar to the regular ShTx space in the sBIU, but has no equivalent
counterpart in the aBIU side. This space has a MemQOut as a targeted transmit message group. It
also has a wider field devoted to the message content. 32 bits and 64 bits write to this space
follows the same semantics as the one used for ShTx Space where the address and data are
concatenated into a 64 bit quantity in a 32 bits write, and the data alone is taken for a 64 bits write.
The encoding scheme for this space is shown in table 26.
Table 26: Special ShTx Space sPAddr Encoding
Bit field Content Description
[0:2] 010 Fixed Field
[3:4] 00 Express RxQ/TxQ 0
01 MemQOut, internal command
11 MemQOut, message to send out to network
10 Express RxQ/TxQ 1
[5:27] X Message Content
[28] 0 L Priority
1 H Priority
[29:31] 100 Fixed Field
3.7.1 Results
The focus of testing for this space is the same as for the ShRx and ShTx spaces. One bug was
revealed in which transmit initiated to MemQOut by 64 bits write did not function as specified.
Instead of sending out all 64 bits of data, the sBIU sent out 32 bits of address concatenated with
32 bits of data as if 32 bits write was used to initiate the transmit. This problem was eventually
fixed and posed no further problems in the sBIU.
3.8 sP Serviced Space
The sP Serviced Space is used to support Global Shared Memory, and aP communications to the
sP, including aP request for DMA, and accesses to the sP-DRAM. The encoding for this space is
shown in table 27.
Table 27: sP Serviced Space aPAddr Bus Encoding
Bit field Content Description
[0:2] 001 Fixed Field
010
[3:31] X Arbitrary values subjected to sP
interpretation
aBIU response to all transaction to the sP serviced space is programmed by setting up a
response table. All configurable responses are listed in table 29. Two categories of transactions in
the table may be distinguished: address-independent TT, and address-dependent TT. For the first
group of transactions the addresses are ignored by the BIUs, whereas the addresses are checked
for the latter group.
For transaction types whose aBIU response is configurable, one of four programmable
responses is possible, with encoding indicated in table 28.
Table 28: Capture Type Encoding for sP Serviced Space
Encoding Capture Type
00 Ignore; allow completion
01 Notification Only
10 Retry Indefinitely
11 Approval
If a transaction type is to be ignored (#bOO), the sP does not respond to such transactions
initiated to the sP serviced space. The sP will not be informed of the transaction, which is to be
completed without intervention (such as retry) by the NES.
When a transaction is programmed to be notified (#b01), the transaction initiated by the aP
will be captured into the MemQIn of the sP. The address of such transaction will be captured into
MemQIn, whose producer pointer is incremented accordingly. If such transaction has a data
phase, such as a write, then the data portion of the transaction will be captured into MemQDIn,
with its producer pointer incremented accordingly also. If either of the MemQs is full, the next
transaction initiated by the aP will be retried until space in the MemQs is freed up for another
capture. For MemQIn, each capture is of size 32 bits, whereas each capture for MemQDIn
allocates 64 bytes, though only the first 32 bytes contains data.
If a transaction is programmed to be retried indefinitely (#b 10), the transaction will retry until
the sP stops the retry by reconfiguring the response table entry for that transaction to another
response. This configuration may lead to dead-lock if not resolved correctly.
Table 29: sP Serviced Space Transactions
Address-TTdependent aBIU Captures
Independent
EIEIO Yes Ignored
ECOWX Yes Ignored
ECIWX Yes Ignored
ICBI Yes Ignored
SYNC Yes Configurable
TLBSYNC Yes Configurable
TLBIE Yes Configurable
LWARX No Configurable
CLEAN No Configurable
FLUSH No Configurable
WRITE-WITH-FLUSH-ATOMIC No Configurable
WRITE-WITH-FLUSH No Configurable
WRITE-WITH-KILL No Configurable
KILL No Configurable
READ No Configurable
READ-WITH-INTEND-TO-MODIFY No Configurable
READ-ATOMIC No Configurable
READ-WITH-INTEND-TO-MODIFY-ATOMIC No Configurable
READ-WITH-NO-INTEND-TO-CACHE No Configurable
When a transaction is programmed to be approved (#b 11), the sP will capture the transaction
into the MemQs while the transaction is not allowed to complete for the aP. The transaction will
be retried until an approval for the transaction is given by the sP. The sP may provide such
approval by setting the Approval Register. During an approval the address of the bus transaction
and that in the Approval Register must be matched.
The sP serviced space response table is accessed through the aBIU Cmd space config state
space. The xBIUAddr encoding for the table is as indicated in table 30. To set up the response for
a particular transaction type, the TT must be supplied in aBIUAddr[6: 10], which corresponds to
aPAddr[27,28,15,16,17]. The intended 2-bits response must be supplied in part of the new value
field of the aPAddr, aPAddr[19:20].
Table 30: aBIU sP-Serviced State Response Table Encoding in aBIUAddr Bus
Bit field Content Description
[0:5] 100101 Fixed Field
[6:10] X TT[0:4]
Testing for the sP-serviced space essentially involves checking that aBIU's responses to aP
bus transactions is indeed that specified in the response table. The test attempts to elicit as many
different responses as possible. This involves testing for ignore, notify, retry, and approval
transactions in as many different orders and sequences as possible. Testing of this space must also
insure that all transaction types respond correctly according to the response table configurations.
The use of MemQIn and MemQDIn as capturing queues must be verified. As discussed
previously in the ShRx space section, the rules regarding updating of state pointers of the MemQs
must be followed. The initialization of the states for MemQIn is the same as mentioned in the
ShRx section, and as for MemQDIn, its state pointers must be accessed through the aBIU SysReg
State. The aBIU SysReg State is available through accessing the aBIU Cmd Space Config State
Space, with encoding shown in table 11 in section 3.4, summarized here in table 31.
Table 31: Cmd Space Config State aBIU SysReg State Access aPAddr Bus Encoding
Bit field Content Description
[0:6] 0111111 Fixed Field
In order to access the correct SysReg, the aBIUAddr must observe the encoding scheme
shown in table 32.
Table 32: aBIU SysReg State Encoding for aBIUAddr Bus
Bit field Content Description
[0:6] 1001000 Fixed Field
[7:10] X SysReg Number
The necessary state values for setting up MemQDIn are similar to those of MemQIn, which
are base, bound, consumer, and producer pointers. Their corresponding SysReg numbers are
shown in table 33.
After the initialization of the MemQs, it is also necessary to set up a special SRAM location
known as the Miss Pattern location. Similar to the concept of empty messages used in polling
express receive queues, the data located in the Miss Pattern location will be returned if the user
attempts to read from the sP serviced space and the response is set up for ignore. The location of
the Miss Pattern is shown in table 34.
Table 33: MemQDIn SysReg Numbers in aBIU SysReg State
SysReg Number Description
8 MemQDIn, producer pointer
9 MemQDIn, consumer pointer
10 MemQDIn, base[0:6]
11 MemQDIn, base[7:8] and
MemQDIn, bound[0:4]
Table 34: Miss Pattern Location in aSRAM
aPAddr[0:31] aPAddr[16:28]
#x6000FF40 to #x6000FF58 #x 1FE8 to #x FEB
When initialization is completed and verified, the test begins by accessing an address in the
serviced space. Response to this transaction is dependent upon the response table entry for the
transaction. If such transaction is to be captured by MemQIn, the MemQIn producer pointer will
increment by 1. If there is data associated with the transaction, the data will be captured into
MemQDIn with the corresponding producer pointer incremented. The format of the captured
transaction in MemQIn follows the format shown in table 35. Only the relevant bit fields are listed
in the table. The captured data may be read by the sP through polling MemQIn.
Table 35: Format of Captured Serviced Space Transaction in MemQIn
Bit field Description
Wordl [0:29]++Word0[30: 31] Captured Address
Word0[23:27] Captured Transaction Type
Word 1 [30:31]++Word0[22] Captured Transaction Size
Word0[21] Captured _BURST mode
Checking of the data captured in MemQDIn is slightly different because it can not be polled.
Instead, the location of MemQDIn in the SRAM is directly read back to check for captured data.
The MemQDIn resides in the aSRAM and its address may be computed as follows:
aSRAM Addr[0:11] = Base[1:5] ++
(Base[6:8] OR QPtr[0:2]) ++
QPtr [3:6]
If a transaction is set for indefinite retry, the aP initiated transaction will not complete, causing
the aP test to cease further progress. In order to observe this phenomenon, the sP test will first
need to verify the capture of the transaction into MemQIn, and then wait for a long number of
cycles (such as 20 clock cycles), and try to poll MemQIn again. It is a practical assumption that if
an empty message is returned, then the aP is indeed stuck in the state of indefinite retry, whereas if
a non-empty MemQIn is polled, then the aP is found to have finished the transaction erroneously
and has moved on and initiated another transaction. This test assumption may further be verified
by observing the actual retry behavior of the aP bus under a wave-viewer such as Undertow. When
an retry condition is encountered, sP may access the serviced space response table and alter the
entry for the retried transaction in order for the transaction to break from indefinite retry.
If a transaction is set for approval, the approval register must be set for the particular
transaction address in order for the transaction to proceed from the retry state. Once the Approval
Register is set, the aP transaction is allowed to complete. The sP shall be able to successfully poll
a non-empty MemQIn after aP successfully initiated the next transaction.
Besides checking for correct capturing based on initial set up of the response table, tests are
also designed to vary the response table entries during captures to observe corresponding changes
in the response behaviors of the BIUs.
3.8.1 Results
Only one known problem was uncovered through the testing of the serviced space, in which the
capturing mechanism of MemQDIn was not working properly. It was observed that even when
MemQDIn was full, the queue continues to capture with the producer pointer racing pass the
consumer pointer. It was discovered that the codes for signaling the MemQDIn being full was
incorrect and the error was fixed accordingly.
3.9 aBIU Snooped aP DRAM Space
The is a region of memory that is snooped by the aBIU. Behavior of this space is similar to the sP-
Serviced Space. Which transactions are to be snooped by the aBIU is programmable. The
encoding for this space is provided in table 36.
Table 36: aP Snooped aP DRAM Space aPAddr Bus Encoding
Bit field Content Description
[0:5] 000001 Fixed Field
[6:31] X Arbitrary values subjected to sP
interpretation
Similar to sP-serviced space, the response to the transaction may be programmed as one of
four ways. However, the response is not determined by the 2 bits response table encodings alone,
but by the ClsSRAM state also. Each transaction may be programmed to elicit different responses
depending on the eight possible cache-line states of the address, and is a function of both the
transaction type and the cache-line state of the address associated with the transaction. This
process of determining the response of the transaction is know as the HAL Check. Using this
HAL Check result, one of the four possible responses will become active and the response will
proceed as described for the sP serviced space.
Table 37: aP Snooped aP DRAM Space aBIUAddr Bus Encoding
Bit field Content Description
[0:1] 11 Fixed Field
[2] X HAL (ClsSRAM) Data[0]
[3] 1 Fixed Field
[4:5] X HAL (ClsSRAM) Data[l:2]
[6:10] X TT[O:4]
Testing of this space is similar to that of serviced space with the addition of the HAL response
table. In a test set up, the eight entries of the table for each transaction type are different. The
addresses to be accessed in the snooped space are programmed to elicit the different responses by
targeting the different entry locations in the response table. To avoid redundancy, only three
representative transaction types are used, which represent the read, write, and the non-read/write
transaction groups. Similar to tests for the serviced space, the response table is allowed to be
modified during captures, especially during retries or approval. Unlike the serviced space,
however, there is only capturing of the address into MemQIn, because capturing of data into
MemQDIn is not supported.
The result of the access test to the snoop space is promising with no abnormal behavior was
observed.
Chapter 4
Conclusion
In general, most bus-level tests involved the following standard test template.
* The READ and WRITE access tests are used to verify that correct data is transferred into and
out of the targeted state registers and memory locations.
* The state update tests is used to verify the correct update of state registers by hardware, espe-
cially the change in queue pointer values.
* Specific functionalities and corner tests cases are examined.
Each test built for the template is expanded into different versions using blocking or non-
blocking transactions, different TT groups, Tsizes, and parking / retry conditions.
It is fortunate that most problems discovered did not require major changes in the design. A
few implementation bugs were discovered and corrected. No design bugs were uncovered. A list
of test files used in the regression test-suite is shown in Appendix A. A short summary of the
reported bugs is shown in Appendix B.
The results of the verification are promising. More than half of the BIU functionalities were
tested. Among those that could benefit from bus-level testing but were not tested are access to
various medium / basic message queues, overflow queues, the Immd Cmd space, DMA, and other
specific functionalities. Other issues such as simulating actual communication between NES sites
are more suited for higher-level test, and are therefore not tested using the bus-level test method.
For all aspects of the BIU that were tested, all of their basic functionalities are verified to be
working properly with a subjective 80% confidence. The remaining potential undiscovered bugs
may lie in un-tested situations which were not covered by all the bus-level tests. For example, the
priority ordering of the polling scheme alone prompts for numerous possible ways of polling a
sequence of queues, and the polling tests may only support the verification of a few likely cases.
Despite the inability to do an exhaustively testing, however, the current test coverage does provide
enough confidence that the current verified design will not likely fail under normal and regular
operating routines. This result translates to the prospect of no major design or implementation
changes after the manufacturing of the NES chip, and that any problematic issues which may arise
will most likely require minimal fixes to the hardware. It also gives designers a more focused
direction in the debugging effort, which may now be more effectively spent in higher-level or
more complicated issues, given the assumption that all basic functionalities are working properly.
In retrospect, the testing methodology used in this thesis project has many inherent advantages
and disadvantages. The most noticeable short-coming of the bus-level testing is the high
inefficiency in test generation. In higher-level testing, tests may be parameterized. For example,
the type and size of a message to be sent or received may be represented as parameters for
automated test generation. In bus-level testing, such convenience is not available due to the
custom nature of the tests. There are very few means of automating the permutation of tests, one
of which is the testing of different parking / retry conditions of the bus. However, bus-level testing
has the advantage of high visibility of individual transactions. This is necessary in pinpointing
exact problems in the Verilog design codes. A higher-level testing procedure may be broken down
into various equivalent steps using bus-level test codes. Whereas a system level test may result in
the recognition of an error in the message receive hardware, a bus-level test may be able to reveal
the exact error as being either the updating of states, polling priority of queues, or inability to
handle retry condition.
The inability to parameterize the tests means manual composition of tests. This leads to very
high propensity of introducing errors into the test codes. When a customized test is completed, it
is copied, pasted, and edited to generate a different version of inherently the same test. A common
case is the generation of a non-blocking version of a blocking test. This procedure may not be
automated because in a non-blocking version the test designer must take into account of timing
and pipelining issues into the test. This means extra care must be taken into not corrupting the
existing codes. The natural tendency of any cut-and-paste job is reduced attention to details, and
such less thought-provoking routine easily leads to human errors.
The StarT-Voyager could have benefited from more man-power. Although current staffing is
adequate, the verification process may be more efficient and effective when the designers do not
have to double as verification engineers for their designs most of the time. It is a safer practice to
allow testing of a unit be conducted mostly by person other than the unit's designer. A verification
engineer shall be someone who does not have any preconceived ideas about the inner workings or
designs of the modules. The disadvantage of this scheme is obviously the need for added
personnel, and more time needed to be spent in communication among the designers and the
verification persons.
Even without the improvements mentioned above that could have benefited the design and
verification of the NES, the StarT-Voyager project is progressing well. The work described in this
thesis and other associated testings contributed by the team have played a valuable role. It has
allowed the team to fix critical implementation errors before construction of the final hardware,
and therefore to avoid costly repairs in the future. The favorable results of the current test
simulations provide great prospect of a successful final design.
Appendix A
Table 33: Test Files List
aP sP Description
ap-DM-bl.c Data motion of WWWWRRRR-pattern accesses to
ap-DM-nbl.c sSRAM using 3 Tsizes
sp-DM-bl.c Data motion of WWWWRRRR-pattern accesses to
sp-DM-nbl.c aSRAM using 3 Tsizes
ap-DM-nb2.c Data motion of WWWWRWRWR-pattern accesses
to sSRAM using 3 Tsizes
sp-DM-nb2.c Data motion of WWWWRWRWR-pattern accesses
to aSRAM using 3 Tsizes
ap-DM-nb3.c Data motion of RW and address-only TT accesses
to sSRAM in burst mode
sp-DM-nb3.c Data motion of RW and address-only TT accesses
to aSRAM in burst mode
ap-addr-sram-b.c Interleaving RW accesses with address-only TT
ap-addr-sram-nb.c accesses to aSRAM and sSRAM in burst mode
sp-addr-sram-b.c Interleaving RW accesses with address-only TT
sp-addr-sram-nb.c accesses to aSRAM and sSRAM in burst mode
ap-rw-sram-b 1.c Interleaving RW accesses to aSRAM and sSRAM
ap-rw-sram-nbl.c in burst mode
sp-rw-sram-bl.c Interleaving RW accesses to aSRAM and sSRAM
sp-rw-sram-nbl.c in burst mode
ap-rw-sram-b2.c Multiple W accesses followed by multiple R
ap-rw-sram-nb2.c accesses to aSRAM and sSRAM in burst mode
sp-rw-sram-b2.c Multiple W accesses followed by multiple R
sp-rw-sram-nb2.c accesses to aSRAM and sSRAM in burst mode
Table 33: Test Files List
aP sP Description
ap-rw-sram-b3.c Multiple W accesses followed by multiple R
ap-rw-sram-nb3.c accesses to aSRAM and sSRAM in burst mode
sp-rw-sram-b3.c Multiple W accesses followed by multiple R
sp-rw-sram-nb3.c accesses to aSRAM and sSRAM in burst mode
ap-sram-align-b.c Miss-aligned RW accesses to aSRAM and sSRAM
ap-sram-align-nb.c in burst mode
sp-sram-align-b.c Miss-aligned RW accesses to aSRAM and sSRAM
sp-sram-align-nb.c in burst mode
ap-sram-bl.c Miss-aligned RW accesses to aSRAM using 3
ap-sram-nbl.c Tsizes
sp-sram-bl.c Miss-aligned RW accesses to aSRAM using 3
sp-sram-nbl.c Tsizes (Data Motion)
ap-sram-b2.c Miss-aligned RW accesses to sSRAM using 3
ap-sram-nb2.c Tsizes (Data Motion)
sp-sram-b2.c Miss-aligned RW accesses to aSRAM using 3
sp-sram-nb2.c Tsizes
ap-sram-b3.c Address-only TT access followed by RW access to
ap-sram-nb3.c aSRAM and sSRAM using 3 Tsizes
sp-sram-b3.c Address-only TT access followed by RW access to
sp-sram-nb3.c aSRAM and sSRAM using 3 Tsizes
ap-sram-b4.c Miss-aligned access of all RW transactions to
ap-sram-nb4.c aSRAM using 3 Tsizes
sp-sram-b4.c Miss-aligned access of all RW transactions to
sp-sram-nb4.c aSRAM using 3 Tsizes
ap-sram-b5.c RW access to continuous blocks of address in high
ap-sram-nb5.c end and low end of aSRAM and sSRAM addresses
sp-sram-b5.c RW access to continuous blocks of address in high
sp-sram-nb5.c end and low end of aSRAM and sSRAM addresses
ap-srams-b 1.c sp-srams-b 1.c aP reading aSRAM and sSRAM written by sP
ap-srams-nb 1.c sp-srams-nb 1l.c sP reading aSRAM and sSRAM written by aP
ap-addr-dram-b.c Interleaving RW accesses with address-only TT
ap-addr-dram-nb.c accesses to aDRAM in burst mode
Table 33: Test Files List
aP sP Description
sp-addr-dram-b.c Interleaving RW accesses with address-only TT
sp-addr-dram-nb.c accesses to sDRAM in burst mode
ap-dram-align-b.c Miss-aligned RW accesses to aDRAM in burst
ap-dram-align-nb.c mode
sp-dram-align-b.c Miss-aligned RW accesses to sDRAM in burst
sp-dram-align-nb.c mode
ap-dram-b l.c Miss-aligned RW accesses to aDRAM using 3
ap-dram-nbl.c Tsizes
sp-dram-b 1l.c Miss-aligned RW accesses to sDRAM using 3
sp-dram-nb l.c Tsizes
ap-dram-b2.c Address-only TT access followed by RW access to
ap-dram-nb2.c aDRAM using 3 Tsizes
sp-dram-b2.c Address-only TT access followed by RW access to
sp-dram-nb2.c sDRAM using 3 Tsizes
ap-dram-b3.c Miss-aligned access of all RW transactions to
ap-dram-nb3.c aDRAM using 3 Tsizes
sp-dram-b3.c Miss-aligned access of all RW transactions to
sp-dram-nb3.c sDRAM using 3 Tsizes
ap-dram-b4.c RW access to continuous blocks of address in high
ap-dram-nb4.c end and low end of aDRAM addresses
sp-dram-b4.c RW access to continuous blocks of address in high
sp-dram-nb4.c end and low end of sDRAM addresses
ap-rw-dram-b 1.c Interleaving RW accesses to aDRAM in burst mode
ap-rw-dram-nb 1.c
sp-rw-dram-b 1l.c Interleaving RW accesses to sDRAM in burst mode
sp-rw-dram-nbl.c
ap-rw-dram-b2.c Multiple W accesses followed by multiple R
ap-rw-dram-nb2.c accesses to aDRAM in burst mode
sp-rw-dram-b2.c Multiple W accesses followed by multiple R
sp-rw-dram-nb2.c accesses to sDRAM in burst mode
ap-sh-ptr-b l.c RW aBIU Tx/Rx H/L priority producer and
ap-sh-ptr-nb l.c consumer pointers
Table 33: Test Files List
aP sP Description
sp-sh-ptr-b l.c RW sBIU Tx/Rx H/L priority producer and
sp-sh-ptr-nb 1 l.c consumer pointers
ap-sh-ptr-b2.c RW CTRL Tx/Rx H/L priority producer and
ap-sh-ptr-nb2.c consumer pointers
sp-sh-ptr-b2.c RW CTRL Tx/Rx H/L priority producer and
sp-sh-ptr-nb2.c consumer pointers
ap-sh-ptr-b3.c Initialize Tx/Rx H/L priority P/C pointers, update,
ap-sh-ptr-nb3.c and read back from QRAM
sp-sh-ptr-b3.c Initialize Tx/Rx H/L priority P/C pointers, update,
sp-sh-ptr-nb3.c and read back from QRAM
ap-sp-sh-ptr-bl.c sp-sp-sh-ptr-b l.c aP reads CTRL pointers updated by sP
ap-sp-sh-ptr-nb 1 l.c sp-sp-sh-ptr-nb 1.c sP reads CTRL pointers updated by aP
ap-sp-sh-ptr-b2.c sp-sp-sh-ptr-b2.c Initialize EPRAM shadowed copies of Tx/Rx H/L
ap-sp-sh-ptr-nb2.c sp-sp-sh-ptr-nb2.c priority P/C pointers, update, and read back from
QRAM
ap-sh-rx-b l.c Access express message group 2 and 3, both H and
ap-sh-rx-nb 1 .c L priority. Initialize and check base, bound, C-ptr,
P-ptr, and empty message. Write to RxQ. Read
back until empty. Check empty message and ptrs.
Force increment of P-ptr, check for no empty mes-
sage. Read again for empty message.
sp-sh-rx-bl.c Access express message group 0 and 1, both H and
sp-sh-rx-nb 1 l.c L priority. Initialize and check base, bound, C-ptr,
P-ptr, and empty message. Write to RxQ. Read
back until empty. Check empty message and ptrs.
Force increment of P-ptr, check for no empty mes-
sage. Read again for empty message.
ap-sh-rx-b2.c Access express message group 2 and 3, both H and
ap-sh-rx-nb2.c L priority. Test RxQ P-Ptr wrap-around.
sp-sh-rx-b2.c Access express message group 0 and 1, both H and
sp-sh-rx-nb2.c L priority. Test RxQ P-Ptr wrap-around.
sp-sh-rx-b3.c Wrap-around and pointer update tests for MemQIn
sp-sh-rx-nb3.c
ap-sh-rx-b4.c Polling priority test on aBIU side.
ap-sh-rx-nb4.c
Table 33: Test Files List
aP sP Description
sp-sh-rx-b4.c Polling priority test on sBIU side.
sp-sh-rx-nb4.c
ap-sh-tx-b 1.c Pointer update test of TxQ 2 and 3.
ap-sh-tx-nb .c
sp-sh-tx-b .c Pointer update test of TxQ 0 and 1.
sp-sh-tx-nbl.c
sp-sh-tx-b2.c Pointer update test of Special ShTx MemQOut.
sp-sh-tx-nb2.c
ap-srv-bl.c sp-srv-bl.c Check capturing in MemQIn and MemQDIn
ap-srv-nb l.c sp-srv-nb l.c depending on srv. resp. table.
ap-srv-b2.c sp-srv-b2.c Check capturing in MemQIn and MemQDIn
ap-srv-nb2.c sp-srv-nb2.c depending on srv. resp. table.
ap-srv-b4.c sp-srv-b4.c Test retry response.
ap-srv-nb4.c sp-srv-nb4.c
ap-srv-b5.c Test retry caused by MemQDIn full
ap-srv-nb5.c
ap-srv-b6.c Test retry caused by MemQIn full
ap-srv-nb6.c
ap-snp-b .c sp-snp-bl.c Test HAL States and Response Table
ap-snp-nb .c sp-snp-nb .c
ap-snp-b2.c sp-snp-b2.c Pushing Notify transaction as fast as possible
ap-snp-nb2.c sp-snp-nb2.c
ap-snp-b3.c sp-snp-b3.c Pushing Approval transaction as fast as possible
ap-snp-nb3.c sp-snp-nb3.c
ap-snp-b4.c sp-snp-b4.c Test MemQIn full
ap-snp-nb4.c sp-snp-nb4.c
Appendix B
Table 34: Bug Report Summary
Date Filed Bug Description
6/20/97 RWITM and RWITMA are burst mode only transactions. BIU allows 8B and
4B mode transactions.
6/20/97 WWFA is single beat mode transaction. BIU allows burst mode transaction.
6/20/97 Write after non-read/write instruction such as CLEAN does not work. Data
missing in write.
6/24/97 TA goes to X when finishing up non-read/write TT. TT being mistaken as
normal writes. Discovered that such TTs were not properly decoded in aBI.v
(ECOWX, ECIWX, RWNITC).
6/26/97 Bug in test environment. Bus master fails to recognize an ARTRY and
therefore holding up the data bus.
6/27/97 Data Motion bug in aBI.v. 2nd DM req is set but then cleared by DMdone of
the 1 st DM on the same cycle after ARTRY
7/7/97 Pipelining bug in DM in the aBIU.
7/11/97 Alignment error in sP DRAM. Bits not masked.
7/23/97 Rx C-ptr W/R error. Bugs in sBIU modules.
7/30/97 Rx C-ptr go passes P-ptr in sBIU side.
7/31/97 MemQIn Rx C-Ptr does not increment. Caused by error in address generation.
8/5/97 Error in accessing CompGp 1 Tx. Error in sQS.v sShTxAddrGen's bbRdAddr
assignment.
8/12/97 Error in shrx ptr address updating C-ptr in sQS.v.
9/15/97 Error in 64b write to sBIU's MemQOut. 32b addr and 32b data written.
10/12/97 Problem with creating DMValid based on pendingDmP signal.
Table 34: Bug Report Summary
Date Filed Bug Description
10/21/97 Incorrectly decode and accept non-read/write transactions by sBIU.
11/28/97 Problem with reading out CTRL state from aBIU side (Tx/Rx P/C ptrs) when
doing more than 3 NB pipelined reads. Problem caused by error in state
changes in AC interface in aQS.v.
12/3/97 MemQDIn producer pointer does not max out and went past consumer
pointer. Error in the hasCaptureRsc logic (missing inversion before
mayCaptureData) in aQS.v.
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